



MV5W – Vlper01

UAW7 BCD8sp CATANIA  
+  
VA8P SuperMesh1 AMJ9

Assembled in **SSOP10L TSHT CHINA**

TEST	Assy LOT#1	Assy LOT#2	Assy LOT#3
<b>PRECONDITIONING</b> JEDEC MSL 3 (192h 30°C/60%H.R.) REFLOW PROFILE	JL3: 0rej	JL3: 0rej	JL3: 0rej
<b>TC – Temperature Cycling</b> Conditions: 500cy -65°C/+150°C Preconditioning Before	25ss 200cy: 0rej	25ss 200cy: 0rej	25ss 200cy: 0rej
<b>AC – AutoClave (Pressure Pot)</b> 121°C/ 2atm/ 96h Preconditioning Before	25ss 96h: 0rej	25ss 96h: 0rej	25ss 96h: 0rej
<b>HTSL – High Temperature Storage Life</b> T <sub>j</sub> =T <sub>a</sub> =150°C (no bias) , 1000H	25ss 500h: 0rej	25ss 500h: 0rej	25ss 500h: 0rej

TEST	Assy LOT#1
ESD (CDM)	3ss Passed 750V

**PRELIMINARY RELIABILITY EVALUATION**  
**QUALIFICATION TRANSFER OF:**  
**UE40 /L4984DTR**  
**ASSEMBLED ON SSOP10L SINGLE DIE**  
**FROM ST-BSK (MOROCCO)**  
**TO**  
**TSHT SUBCON (CHINA)**

**DOCUMENT INFORMATION**

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	17-May-2018		F.VENTURA AMS/I&PC QA&R / B/E	A.PLATINI AMS/ I&PC QA&R MNG.	Preliminary report

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement of STMicroelectronics.



General Information	
<b>Product Line</b>	99W4*UE40BE6
<b>P/N</b>	L6564D
<b>Product Group</b>	AMS
<b>Product division</b>	Industrial & Power Discrete
<b>Package</b>	SSOP10L .150 NARROW
<b>Silicon Process technology</b>	A7 - BCD2S
<b>Maturity level step</b>	2Q - BCD60IISDM-D (19/2m) 21

Locations	
<b>Wafer fab</b>	AM6F-Singapore 6"
<b>Assembly plant</b>	Z9LA SC-Tianshui Huatian-China (TSHT) 999L
<b>Preliminary Reliability Assessment</b>	PASSED
<b>Reliability Lab</b>	Z9LA SC-Tianshui Huatian-China (TSHT) 999L

<b>1</b>	<b>APPLICABLE AND REFERENCE DOCUMENTS</b> .....	<b>3</b>
<b>2</b>	<b>GLOSSARY</b> .....	<b>3</b>
<b>3</b>	<b>RELIABILITY EVALUATION OVERVIEW</b> .....	<b>3</b>
3.1	OBJECTIVES .....	3
3.2	CONCLUSION.....	3
<b>4</b>	<b>DEVICE CHARACTERISTICS</b> .....	<b>3</b>
4.1	DEVICE DESCRIPTION.....	3
4.2	CONSTRUCTION NOTE .....	4
<b>5</b>	<b>TESTS RESULTS SUMMARY</b> .....	<b>5</b>
5.1	TEST VEHICLE.....	5
5.2	TEST PLAN AND RESULTS SUMMARY .....	5
5.3	TESTS DESCRIPTION.....	6

Document reference	Short description
<b>AEC-Q100</b>	Stress test qualification for automotive grade integrated circuits
<b>JESD47</b>	Stress-Test-Driven Qualification of Integrated Circuits
<b>ADCS:8161393</b>	General specification for product development

## **1 GLOSSARY**

<b>DUT</b>	Device Under Test
<b>SS</b>	Sample Size

## **2 RELIABILITY EVALUATION OVERVIEW**

### **2.1 Objectives**

To qualify new **TSHT SUBCON MANUFACTURING PLANT** Transferring ST- AMS/I&PC product.

### **2.2 Conclusion:**

Basis on the achieved positive data , Preliminary RR report can be issued.  
Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is onsequently expected during their lifetime.

## 2.3 Construction note

<b>*UE40 _ P/N: L6564D</b>	
<b>Wafer/Die fab. information</b>	
	AM6F
Wafer fab manufacturing location	AM6F-Singapore 6"
Technology	A7 - BCD2S
Process family	2Q - BCD60IISDM-D (19/2m)
Die finishing back side	CHROMIUM/NICKEL/GOLD
Die size	1790,2450 um
Bond pad metallization layers	AlSiCu
Passivation type	P-VAPOX(SiO <sub>2</sub> ) / NITRIDE (SiN)
<b>Wafer Testing (EWS) information</b>	
Electrical testing manufacturing location	TSHT
<b>Assembly information</b>	
Assembly site	Z9LA SC-Tianshui Huatian-China (TSHT
Package description	W4 SSOP 10L 3.9 BODY 1 PITCH
Molding compound	RESIN Hitachi CEL-9220HF10TS
Frame material	SSOP(1.0) 010
Die attach process	EPOXY GLUE
Die attach material	Henkel 8200T
Die pad size	90x115 std Ag-Ring
Wire bonding process	THERMOSONIC
Wires bonding materials/diameters	Heraeus Au 1.0 mil
Lead finishing process	Sn100%
Package code	W4
<b>Final testing information</b>	
Testing location	TSHT



## TESTS RESULTS SUMMARY

### 2.4 Test vehicle \*UE40

Lot #	Diffusion Lot	Assy Lot	Trace Code	Process/ Package	Product Line	Comments
1	V6732X3J	SSO0101803 07543	E7WN3J2V	W4 SSOP 10L 3.9	99W4*UE40BE6	

Detailed results in below chapter will refer to P/N and Lot #.

### 2.5 Test plan and reliminary results summary

P/N : L6564D





	Test	PC	Std ref.	Conditions	Steps	Note
PC	Y	JESD22 A020-D		MSL_3 (192H 30°C/60%H.R)	0/300	NO DELAMINATION TOP/BOTTOM
AC	Y	JESD22 A-102		Pa=2Atm / Ta=121°C	96H	0/77
TC	Y	JESD22 A-104		Ta = -65°C to 150°C	200CY	0/77
					500CY	0/77
HTSL	N	JESD22 A-103		Ta = 150°C	500H	0/77
					1000H	0/77
THS	Y	JESD22 A-101		85°C/85%RH	168H	0/77
					500H	0/77
					1000H	Wk/22
ESD-CDM	N	AEC Q100011		750V		3ss Wk21-18
(L-UP) 85°C	N	EC Q100 004		Current Inj. Overvoltage <u>±100MA</u>		3ss Wk21-18





## 2.6 SAM PICTURE :

Annex I: SAMPicture:







➤ Before Test

聚焦界面 (Focus side)	扫描图片(SAM pictures)	扫描结果 (SAM result)
DIE		22 只样品芯片聚焦扫描, 无分层现象. 22pcs focused on die, no delamination;
LEAD		22 只样品管腿聚焦扫描, 无分层现象. 22pcs focused on lead, no delamination;
PAD		22 只样品载体聚焦扫描, 无分层现象. 22pcs focused on paddle, no delamination;
T-SCAN		无异常 T-scan passed

➤ After MSL3:

聚焦界面 (Focus side)	扫描图片(SAM pictures)	扫描结果 (SAM result)
DIE		22 只样品芯片聚焦扫描, 无分层现象. 22pcs focused on die, no delamination;
LEAD		22 只样品管腿聚焦扫描, 无分层现象. 22pcs focused on lead, no delamination;


HUA TIAN

PAD			<table border="1"> <tr><td>UP</td><td>21.0</td></tr> <tr><td>Lab Pos Size</td><td>0.25</td></tr> <tr><td>Scan Speed</td><td>12.5mm/sec</td></tr> <tr><td>Disc Pres Mic</td><td>30.0</td></tr> <tr><td>Peak Off Use</td><td>11.00</td></tr> <tr><td>Disc Filter</td><td>Off</td></tr> </table> <p>1111200000_1</p> 	UP	21.0	Lab Pos Size	0.25	Scan Speed	12.5mm/sec	Disc Pres Mic	30.0	Peak Off Use	11.00	Disc Filter	Off	<p>22 只样品载体聚焦扫描，无分层现象。        22pcs focused on paddle, no delamination;</p>
	UP	21.0														
Lab Pos Size	0.25															
Scan Speed	12.5mm/sec															
Disc Pres Mic	30.0															
Peak Off Use	11.00															
Disc Filter	Off															
		<table border="1"> <tr><td>UP</td><td>21.0</td></tr> <tr><td>Lab Pos Size</td><td>0.25</td></tr> <tr><td>Scan Speed</td><td>12.5mm/sec</td></tr> <tr><td>Disc Pres Mic</td><td>30.0</td></tr> <tr><td>Peak Off Use</td><td>11.00</td></tr> <tr><td>Disc Filter</td><td>Off</td></tr> </table> <p>1111200000_1</p> 	UP	21.0	Lab Pos Size	0.25	Scan Speed	12.5mm/sec	Disc Pres Mic	30.0	Peak Off Use	11.00	Disc Filter	Off		
UP	21.0															
Lab Pos Size	0.25															
Scan Speed	12.5mm/sec															
Disc Pres Mic	30.0															
Peak Off Use	11.00															
Disc Filter	Off															


**2. ANNEXES: MOUNT BOND DIAGRAM (MBD)**

MBD UE40 SSOP10L TSHT PACKAGE: W4

FRAME PAD  $\frac{90 \times 115 \text{ mls}}{2,336 \times 2,921 \text{ mm}}$  MAX DIE SIZE  $\frac{80 \times 105 \text{ mls}}{2,082 \times 2,667 \text{ mm}}$



Scale  $\frac{1}{1000}$  mm



## 2.6.1 Package outline/Mechanical data

### PACKAGE OUTLINE ASSEMBLY

**TITLE : POA SSOP 10L 3.9 BODY 1 PITCH**

**PACKAGE CODE: W4**

**PLANT CODE: 64BA**

**PACKAGE WEIGHT: 0,084 g /unit Typ**

**JEDEC/EIAJ REFERENCE NUMBER: OUT JEDEC MO-137**

<b>D I M E N S I O N S</b>				
<b>REF. DIM</b>	<b>DATA BOOK (mm)</b>			<b>NOTES</b>
	<b>NOM</b>	<b>MIN</b>	<b>MAX</b>	
<b>A</b>	-	-	1.75	
<b>A1</b>	-	0.10	0.25	
<b>A2</b>	-	1.25	-	
<b>b</b>	-	0.31	0.51	
<b>c</b>	-	0.17	0.25	
<b>D</b>	4.90	4.80	5	
<b>E</b>	6	5.80	6.20	
<b>E1</b>	3.90	3.80	4	
<b>e</b>	1	-	-	
<b>h</b>	-	0.25	0.50	
<b>L</b>	-	0.40	0.90	
<b>K</b>	-	0°	8°	

### GENERAL PACKAGE PERFORMANCE

- 1- SSOP standard for Shrink Small Outline Package family.
- 2- The leads size is comprehensive of the thickness of the leads finishing material.
- 3- Dimensions do not include mold protrusion, not to exceed 0,15 mm
- 4- Package outline exclusive of metal burr dimensions.

## PACKAGE OUTLINE ASSEMBLY

**TITLE** : POA SSOP 10L 3.9 BODY 1 PITCH

**PACKAGE CODE:** W4

**PLANT CODE:** 999L

**PACKAGE WEIGHT:** 0,084 g /unit Typ


**JEDEC/EIAJ REFERENCE NUMBER:** JEDEC MO-272

<b>D I M E N S I O N S</b>				
<b>REF. DIM</b>	<b>DATABOOK (mm)</b>			
	<b>MIN</b>	<b>NOM</b>	<b>MAX</b>	
<b>A</b>	-	-	1.75	
<b>A1</b>	0.10	-	0.225	
<b>A2</b>	1.30	1.40	1.50	
<b>A3</b>	0.60	0.65	0.70	
<b>b</b>	0.39	-	0.47	
<b>b1</b>	0.38	0.41	0.44	
<b>c</b>	0.20	-	0.24	
<b>c1</b>	0.19	0.20	0.21	
<b>D</b>	4.80	4.90	5.00	
<b>E</b>	5.80	6.00	6.20	
<b>E1</b>	3.80	3.90	4.00	
<b>e</b>	1.00 BSC			
<b>h</b>	0.25	-	0.50	
<b>L</b>	0.50	-	0.80	
<b>K</b>	0°	-	8°	

### GENERAL PACKAGE PERFORMANCE

- 1- SSOP standard for Shrink Small Outline Package family.
- 2- The leads size is comprehensive of the thickness of the leads finishing material.
- 3- Dimensions do not include mold protrusion, not to exceed 0,15 mm
- 4- Package outline exclusive of metal burr dimensions.


PLANT CODE: 64BA, 999L  
 POA SSOP 10L 3.9 BODY 1.0 PITCH



## FOOTPRINT SUGGESTED

PLANT CODE: 64BA, 999L

POA SSOP 10L 3.9 BODY 1.0 PITCH



## Tests Description

Test name	Description	Purpose
<b>Die Oriented</b>		
<b>HTSL</b> High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding.
<b>Package Oriented</b>		
<b>AC</b> Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
<b>TC</b> Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
<b>PC</b> Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.
<b>Other</b>		
<b>ESD</b> Electro Static Discharge	The device is submitted to a high voltage peak on all his pins simulating ESD stress according to different simulation models. CBM: Charged Device Model HBM: Human Body Model MM: Machine Model	To classify the device according to his susceptibility to damage or degradation by exposure to electrostatic discharge.
<b>LU</b> Latch-Up	The device is submitted to a direct current forced/sunk into the input/output pins. Removing the direct current no change in the supply current must be observed.	To verify the presence of bulk parasitic effect inducing latch-up.



# Reliability Report

General Information	
<b>Product Line</b>	<i>U1MA</i>
<b>Product Description</b>	<i>High Power Factor Flyback controller</i>
<b>Product division</b>	<i>I&amp;PC</i>
<b>Package</b>	<i>SSOP10</i>
<b>Silicon process technology</b>	<i>BCD6S</i>

Locations	
<b>Wafer fab location</b>	<i>AGRATE</i>
<b>Assembly plant location</b>	<i>TSHT CHINA</i>
<b>Reliability assessment</b>	<i>Preliminary</i>

## DOCUMENT HISTORY

Version	Date	Pages	Author	Comment
1.0	16-May-18	11	A. Spiezia	Preliminary release

Approved by  
G. Capodici

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.  
This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement of STMicroelectronics.

## Table of Contents

<b>1</b>	<b><i>APPLICABLE AND REFERENCE DOCUMENTS</i></b> .....	<b>3</b>
<b>2</b>	<b><i>RELIABILITY EVALUATION overview</i></b> .....	<b>4</b>
2.1	Objectives.....	4
2.2	Conclusion.....	4
<b>3</b>	<b><i>Device Characteristics</i></b> .....	<b>5</b>
3.1	<b>Device description</b> .....	<b>5</b>
3.1.1	Generalities .....	5
3.1.2	Pin connection.....	5
3.1.3	Bonding diagram .....	5
3.1.4	Package outline/Mechanical data .....	6
3.2	Traceability .....	7
<b>4</b>	<b><i>Tests results summary</i></b> .....	<b>8</b>
4.1	Test plan and results summary .....	8
4.2	<b>Die oriented tests</b> .....	<b>9</b>
4.2.1	High Temperature Operating Life.....	9
4.2.2	Early Life Failure Rate.....	9
4.3	<b>Package oriented tests</b> .....	<b>10</b>
4.3.1	Pre-Conditioning.....	10
4.3.2	High Temperature Storage.....	10
4.3.3	Thermal Cycles .....	10
4.3.4	Autoclave.....	10
4.3.5	Temperature Humidity Bias.....	10
4.4	<b>Electrical Characterization Tests</b> .....	<b>11</b>
4.4.1	Latch-up.....	11
4.4.2	E.S.D. ....	11

## **1 APPLICABLE AND REFERENCE DOCUMENTS**

<b>Document reference</b>	<b>Short description</b>
<b>AEC-Q100</b>	: Stress test qualification for integrated circuits
<b>0061692</b>	: Reliability tests and criteria for qualifications

## **2 RELIABILITY EVALUATION OVERVIEW**

### **2.1 Objectives**

This report contains the reliability evaluation of U1MA device diffused in AGRATE and assembled in SSOP10 in TSHT CHINA in the overall plan of SSOP10 assembly line qualification in TSHT.

According to Reliability Qualification Plan, considering that U1MA assembled in Bouskoura is already qualified and in production, below is the list of the trials performed:

#### Die Oriented Tests

- High Temperature Operating Life
- Early Life Failure Rate

#### Package Oriented Tests

- Preconditioning
- Temperature Cycling
- Autoclave
- High Temperature Storage Life
- Temperature Humidity Bias

#### Electrical Characterization

- ESD resistance test

### **2.2 Conclusion**

The preliminary reliability results have shown that the devices behave correctly against environmental tests. Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation.


### 3 DEVICE CHARACTERISTICS

#### 3.1 Device description


##### 3.1.1 Generalities

The U1MA is an enhanced peak current mode controller able to control mainly high power factor (HPF) flyback or buck-boost topologies in LED drivers having an output power up to 150 W. Some other topologies, like buck, boost and sepic could also be implemented.


##### 3.1.2 Pin connection



##### 3.1.3 Bonding diagram



### 3.1.4 Package outline/Mechanical data



Symbol	Dimensions (mm)		
	Min.	Typ.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
c	0.17		0.25
D	4.80	4.90	5
E	5.80	6	6.20
E1	3.80	3.90	4
e		1	
h	0.25		0.50
L	0.40		0.90
K	0°		8°

### 3.2 Traceability

**Wafer fab information**

<b>Wafer fab manufacturing location</b>	<i>AGRATE</i>
<b>Wafer diameter</b>	<i>8inch</i>
<b>Wafer thickness</b>	<i>375 um</i>
<b>Silicon process technology</b>	<i>BCD6S</i>
<b>Die finishing back side</b>	<i>Cr/NiV/Au</i>
<b>Die size</b>	<i>1608,2436 UM</i>
<b>Bond pad metallization layers</b>	<i>AlCu</i>
<b>Passivation</b>	<i>HDP/TEOS/NITRIDE</i>
<b>Metal levels</b>	<i>3</i>

**Assembly Information**

<b>Assembly plant location</b>	<i>TSHT CHINA</i>
<b>Package description</b>	<i>SSOP10</i>
<b>Molding compound</b>	<i>CEL-9220HF10TS</i>
<b>Wires bonding materials/diameters</b>	<i>PdCu 1.2mil</i>
<b>Die attach material</b>	<i>8200T</i>
<b>Lead solder material</b>	<i>Sn</i>

## 4 TESTS RESULTS SUMMARY

### 4.1 Test plan and results summary

Die Oriented Tests							
Test	Method	Conditions	Failure/SS			Duration	Note
			Lot 1	Lot 2	Lot 3		
HTOL	High Temperature Operating Life						
	PC before	Conditions: Tj=150°C Vhv=480V; Vcc=18V	0/77	-	-	1000h	
ELFR	Early Life Failure Rate						
		Conditions: Tj=150°C Vhv=480V; Vcc=18V	-	0/500	-	48h	

Package Oriented Tests							
Test	Method	Conditions	Failure/SS			Duration	Note
			Lot 1	Lot 2	Lot 3		
PC	Pre-Conditioning: Moisture sensitivity level 3						
		192h 30°C/60% - 3 reflow PBT 260°C	0/210	0/110	0/110		
THB	Temperature Humidity Bias						
	PC before	Ta=85°C/85%RH Vhv=100V; Vcc=18V	0/25	0/25	0/25	500h	To be continued up 1000h
AC	Autoclave						
	PC before	121°C 2atm	0/25	0/25	0/25	96h	
TC	Temperature Cycling						
	PC before	Temp. range: -65/+150°C	0/25	0/25	0/25	500cy	
HTSL	High Temperature Storage						
	No bias	Tamb=150°C	0/25	0/25	0/25	1000h	

Electrical Characterization Tests							
Test	Method	Conditions	Failure/SS			Duration	Note
			Lot 1	Lot 2	Lot 3		
ESD	Electro Static Discharge						
	Charge Device Model	+/- 750V	0/3	-	-		

Electrical Characterization Tests (on SSOP10 Bouskura)							
Test	Method	Conditions	Failure/SS			Duration	Note
			Lot 4				
ESD	Electro Static Discharge						
	Human Body Model	+/- 2kV	0/3				
	Machine Model	+/- 200V	0/3				
	Charge Device Model	+/- 750V	0/3				
LU	Latch-Up						
	Over-voltage and Current Injection	Tamb=85°C Jedec78	0/6				



Tests Description & detailed results

## 4.2 Die oriented tests

### 4.2.1 High Temperature Operating Life

This test is performed like application conditions in order to check electromigration phenomena, gate oxide weakness and other design/manufacturing defects put in evidence by internal power dissipation.

The flow chart is the following:

- Initial testing @  $T_a=25^{\circ}\text{C}$
- Check at 168 and 500hrs @  $T_a=25^{\circ}\text{C}$
- Final Testing (1000 hr.) @  $T_a=25^{\circ}\text{C}$

### 4.2.2 Early Life Failure Rate

This test is to evaluate the defects inducing failure in early life.  
The device is stressed in biased conditions at the max junction temperature.

The read-outs flow chart is the following:

- Initial testing @  $T_a=25^{\circ}\text{C}$
- Final Testing (48 hr.) @  $T_a=25^{\circ}\text{C}$

## 4.3 Package oriented tests

### 4.3.1 Pre-Conditioning

The device is submitted to a typical temperature profile used for surface mounting, after a controlled moisture absorption.

The scope is to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.

### 4.3.2 High Temperature Storage

The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.

The scope is to investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding

### 4.3.3 Thermal Cycles

The purpose of this test is to evaluate the thermo mechanical behavior under moderate thermal gradient stress.

Test flow chart is the following:

- Initial testing @ Ta=25°C.
- Readout @ 200 cycles.
- Final Testing @ 500 cycles @ Ta=25°C.

TEST CONDITIONS:

- Ta= -65°C to +150°C(air)
- 15 min. at temperature extremes
- 1 min. transfer time

### 4.3.4 Autoclave

The purpose of this test is to point out critical water entry path with consequent corrosion phenomena related to chemical contamination and package hermeticity.

Test flow chart is the following:

- Initial testing @ Ta=25°C.
- Final Testing (96hrs) @ Ta=25°C.

TEST CONDITIONS:

- P=2.08 atm
- Ta=121°C
- test time= 96 hrs

### 4.3.5 Temperature Humidity Bias

The test is addressed to put in evidence problems of the die-package compatibility related to phenomena activated in wet conditions such as electro-chemical corrosion.

The device is stressed in static configuration approaching some field status like power down. Temperature, Humidity and Bias are applied to the device in the following environmental conditions => Ta=85°C / RH=85%.

Input pins to Low / High Voltage (alternate) to maximize voltage contrast.

Test Duration 1000 h.

The flow chart is the following:

- Initial testing @ Ta=25°C
- Check @ 168 and 500hrs
- Final Testing (1000 hr.) @ Ta=25°C
-

## 4.4 Electrical Characterization Tests

### 4.4.1 Latch-up

This test is intended to verify the presence of bulk parasitic effects inducing latch-up. The device is submitted to a direct current forced/sinked into the input/output pins. Removing the direct current no change in the supply current must be observed.

Stress applied:

condition	NEG. INJECTION	POS. INJECTION	OVERVOLTAGE
<i>IN low</i>	-100mA	Inom+100mA	1.5 x VDD or MSV or AMR, whichever is less
<i>IN high</i>	-100mA	Inom+100mA	1.5 x VDD or MSV or AMR, whichever is less

### 4.4.2 E.S.D.

This test is performed to verify adequate pin protection to electrostatic discharges.

The flow chart is the following:

- Initial testing @ Ta=25°C
- ESD discharging @ Ta=25°C
- Final Testing @ Ta=25°C

TEST CONDITIONS:

- **Human Body Model**                      ANSI/ESDA/JEDEC STANDARD JES001  
CDF-AEC-Q100-002
- **Machine Model**                            JEDEC STANDARD EIA/JESD-A115  
CDF-AEC-Q100-003
- **Charge Device Model**                    ANSI/ESD STM 5.3.1 ESDA – JEDEC JESD22-C101  
CDF-AEC-Q100-011